Key Metrics
5.9
CiteScore
CiteScore
CiteScore measures average citations received per document published in the serial.
< 5
Impact Factor
Impact Factor
Impact factor of a journal is calculated by dividing the number of current year citations to the source items published in that journal during the previous two years.
Q2
Software
SJR
- Q2 Software
- Q2 Hardware and Architecture
- Q1 Electrical and Electronic Engineering
SJR
SJR
SCImago Journal Rank measures weighted citations received by the serial. Citation weighting depends on subject field and prestige (SJR) of the citing serial.
1.47
SNIP
SNIP
Source Normalized Impact per Paper measures actual citations received relative to citations expected for the serial’s subject field.
Topics Covered
- Simulation
- Frequency divider
- Dc converter
- Power consumption
- Intellectual property
- Machine learning
- Electromigration
- Operating frequency
- Error detection and correction
- Test set
- Flash memory
- Stochastic computing
- Hardware Trojan
- Voltage-controlled oscillator
- Phase-locked loop
- Noise figure
- Amplitude
- Belief propagation decoding
- Decision tree
- Temperature coefficient
Journal Specifications
| Overview | |
| Publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC |
| Language | English |
| Frequency | Monthly |
| General Details | |
| Language | English |
| Frequency | Monthly |
| Publication Start Year | 1993 |
| Publisher URL | Visit website |
Planning to publish in IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
Upload your Manuscript to get
- Degree of match
- Common matching concepts
- Additional journal recommendations
Looking for the right journals to submit your mansucript?
Upload your manuscript and get a submission readiness score and other journal recommendations.
Check my PaperRecently Published Papers
-
Full paper
FSpGEMM: A Framework for Accelerating Sparse General Matrix–Matrix Multiplication Using Gustavson’s Algorithm on FPGAs
- 1 Apr 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
Low-Power Bus Encoding by Ternary LWC and Quaternary Transition Signaling: From Initial Concept to Circuit Design
- 1 Apr 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
Thermal Exploration of RSFQ Integrated Circuits
- 1 Apr 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
A Self-Biased Current Reference Source-Based Pre-Bond TSV Test Solution
- 1 Apr 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
A Novel Design Approach and VLSI Architecture of Rationalized Bi-Orthogonal Wavelet Filter Banks
- 1 Apr 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
An Ultralow-Power Real-Time Machine Learning Based fNIRS Motion Artifacts Detection
- 1 Apr 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scite analysis
Powered by scite_
6.5k articles received 58.4k citations see all
- 266 Supporting
- 57,705 Mentioning
- 23 Contrasting
Editorial notices
- 1 Retractions
- 0 Withdrawals
- 0 Corrections
- 0 Errata
- 0 Expression of Concern
FAQs
How long has IEEE Transactions on Very Large Scale Integration (VLSI) Systems been actively publishing?
IEEE Transactions on Very Large Scale Integration (VLSI) Systems has been in operation since 1993 till date.
What is the publishing frequency of IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
IEEE Transactions on Very Large Scale Integration (VLSI) Systems published with a Monthly frequency.
How many articles did IEEE Transactions on Very Large Scale Integration (VLSI) Systems publish last years ?
In 2023, IEEE Transactions on Very Large Scale Integration (VLSI) Systems published 243 articles.
What is the eISSN & pISSN for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
For IEEE Transactions on Very Large Scale Integration (VLSI) Systems,eISSN is 1557-9999 and pISSN is1063-8210.
What is Citescore for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
Citescore for IEEE Transactions on Very Large Scale Integration (VLSI) Systems is 5.9.
What is SNIP score for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
SNIP score for IEEE Transactions on Very Large Scale Integration (VLSI) Systems is 1.47.
What is the SJR for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
SJR for IEEE Transactions on Very Large Scale Integration (VLSI) Systems is Q2.
Who is the publisher of IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC is the publisher of IEEE Transactions on Very Large Scale Integration (VLSI) Systems.