Key Metrics
5.9
CiteScore
CiteScore
CiteScore measures average citations received per document published in the serial.
< 5
Impact Factor
Impact Factor
Impact factor of a journal is calculated by dividing the number of current year citations to the source items published in that journal during the previous two years.
Q2
Software
SJR
- Q2 Software
- Q2 Hardware and Architecture
- Q1 Electrical and Electronic Engineering
SJR
SJR
SCImago Journal Rank measures weighted citations received by the serial. Citation weighting depends on subject field and prestige (SJR) of the citing serial.
1.47
SNIP
SNIP
Source Normalized Impact per Paper measures actual citations received relative to citations expected for the serial’s subject field.
Indexed in the following public directories
-
Web of Science -
Scopus -
Inspec -
SJR
Topics Covered
- Simulation
- Frequency divider
- Dc converter
- Power consumption
- Intellectual property
- Machine learning
- Electromigration
- Operating frequency
- Error detection and correction
- Test set
- Flash memory
- Stochastic computing
- Hardware Trojan
- Voltage-controlled oscillator
- Phase-locked loop
- Noise figure
- Amplitude
- Belief propagation decoding
- Decision tree
- Temperature coefficient
Journal Specifications
| Overview | |
| Publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC |
| Language | English |
| Frequency | Monthly |
| General Details | |
| Language | English |
| Frequency | Monthly |
| Publication Start Year | 1993 |
| Publisher URL | Visit website |
Planning to publish in IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
Upload your Manuscript to get
- Degree of match
- Common matching concepts
- Additional journal recommendations
Looking for the right journals to submit your mansucript?
Upload your manuscript and get a submission readiness score and other journal recommendations.
Check my PaperRecently Published Papers
-
Full paper
A Two-Channel Interleaved ADC With Fast-Converging Foreground Time Calibration and Comparison-Based Control Logic
- 1 Nov 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
VLSI Design of Light-Field Factorization for Dual-Layer Factored Display
- 1 Nov 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
High-Accuracy and Low-Multiplication Recursive Discrete Cosine Transform Algorithm Design and Its Realization in Mel-Scale Frequency Cepstral Coefficients
- 1 Nov 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
Table of Contents
- 1 Nov 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
DLB-CNet: Difference Learning-Based Convolution Network for Building Change Detection
- 1 Nov 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
-
Full paper
A High-Speed Dynamic Element Matching Decoder With Integrated Background Calibration Control
- 1 Nov 24
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scite analysis
Powered by scite_
6.6k articles received 60.5k citations see all
- 272 Supporting
- 59,778 Mentioning
- 23 Contrasting
Editorial notices
- 1 Retractions
- 0 Withdrawals
- 0 Corrections
- 0 Errata
- 0 Expression of Concern
FAQs
How long has IEEE Transactions on Very Large Scale Integration (VLSI) Systems been actively publishing?
IEEE Transactions on Very Large Scale Integration (VLSI) Systems has been in operation since 1993 till date.
What is the publishing frequency of IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
IEEE Transactions on Very Large Scale Integration (VLSI) Systems published with a Monthly frequency.
How many articles did IEEE Transactions on Very Large Scale Integration (VLSI) Systems publish last years ?
In 2023, IEEE Transactions on Very Large Scale Integration (VLSI) Systems published 243 articles.
What is the eISSN & pISSN for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
For IEEE Transactions on Very Large Scale Integration (VLSI) Systems,eISSN is 1557-9999 and pISSN is1063-8210.
What is Citescore for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
Citescore for IEEE Transactions on Very Large Scale Integration (VLSI) Systems is 5.9.
What is SNIP score for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
SNIP score for IEEE Transactions on Very Large Scale Integration (VLSI) Systems is 1.47.
What is the SJR for IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
SJR for IEEE Transactions on Very Large Scale Integration (VLSI) Systems is Q2.
Who is the publisher of IEEE Transactions on Very Large Scale Integration (VLSI) Systems ?
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC is the publisher of IEEE Transactions on Very Large Scale Integration (VLSI) Systems.