Key Metrics
4.4
CiteScore
CiteScore
CiteScore measures average citations received per document published in the serial.
< 5
Impact Factor
Impact Factor
Impact factor of a journal is calculated by dividing the number of current year citations to the source items published in that journal during the previous two years.
Q2
Hardware and Architecture
SJR
- Q2 Hardware and Architecture
SJR
SJR
SCImago Journal Rank measures weighted citations received by the serial. Citation weighting depends on subject field and prestige (SJR) of the citing serial.
0.91
SNIP
SNIP
Source Normalized Impact per Paper measures actual citations received relative to citations expected for the serial’s subject field.
Topics Covered
- Bayesian optimization
- Low complexity
- Power management
- Graph neural networks
- Systolic array
- Traffic shaping
- Spatial correlation
- Architecture
- Mnemonic
- Memory control
- Workload
Journal Specifications
| Overview | |
| Publisher | IEEE COMPUTER SOC |
| Language | English |
| Frequency | Semi-annual |
| General Details | |
| Language | English |
| Frequency | Semi-annual |
| Publication Start Year | 2002 |
| Publisher URL | Visit website |
| Website URL | Visit website |
Planning to publish in IEEE Computer Architecture Letters ?
Upload your Manuscript to get
- Degree of match
- Common matching concepts
- Additional journal recommendations
Looking for the right journals to submit your mansucript?
Upload your manuscript and get a submission readiness score and other journal recommendations.
Check my PaperRecently Published Papers
-
Full paper
Improving Energy-Efficiency of Capsule Networks on Modern GPUs
- 1 Jan 24
- IEEE Computer Architecture Letters
-
Full paper
Tulip: Turn-Free Low-Power Network-on-Chip
- 1 Jan 24
- IEEE Computer Architecture Letters
-
Full paper
Inter-Temperature Bandwidth Reduction in Cryogenic QAOA Machines
- 1 Jan 24
- IEEE Computer Architecture Letters
-
Full paper
FPGA-Accelerated Data Preprocessing for Personalized Recommendation Systems
- 1 Jan 24
- IEEE Computer Architecture Letters
-
Full paper
Efficient Memory Layout for Pre-Alignment Filtering of Long DNA Reads Using Racetrack Memory
- 1 Jan 24
- IEEE Computer Architecture Letters
-
Full paper
Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator
- 1 Jan 24
- IEEE Computer Architecture Letters
Scite analysis
Powered by scite_
720 articles received 4.9k citations see all
- 36 Supporting
- 4,856 Mentioning
- 1 Contrasting
Editorial notices
- 0 Retractions
- 0 Withdrawals
- 0 Corrections
- 0 Errata
- 0 Expression of Concern
FAQs
How long has IEEE Computer Architecture Letters been actively publishing?
IEEE Computer Architecture Letters has been in operation since 2002 till date.
What is the publishing frequency of IEEE Computer Architecture Letters ?
IEEE Computer Architecture Letters published with a Semi-annual frequency.
How many articles did IEEE Computer Architecture Letters publish last years ?
In 2023, IEEE Computer Architecture Letters published 49 articles.
What is the eISSN & pISSN for IEEE Computer Architecture Letters ?
For IEEE Computer Architecture Letters,eISSN is 1556-6064 and pISSN is1556-6056.
What is Citescore for IEEE Computer Architecture Letters ?
Citescore for IEEE Computer Architecture Letters is 4.4.
What is SNIP score for IEEE Computer Architecture Letters ?
SNIP score for IEEE Computer Architecture Letters is 0.91.
What is the SJR for IEEE Computer Architecture Letters ?
SJR for IEEE Computer Architecture Letters is Q2.
Who is the publisher of IEEE Computer Architecture Letters ?
IEEE COMPUTER SOC is the publisher of IEEE Computer Architecture Letters.